

SCANNED, # 24




FIG. 1




FIG. 4A





FIG. 4B

FIG. 5

3







FIG. 6

GENERAL RANGING PROCESS

FIG. 7A
SA



TO FIG. 7B
SB

FROM FIG. 7A

194
CU MONITORS GAP DURING PLURALITY OF SIGNATURE SEQUENCE FRAMES IN THE AUTHENTICATION INTERVAL AND PERFORMS CORRELATIONS DURING EACH GAP.

196 197
CU COUNTS THE NUMBER OF GAPS IN AUTHENTICATION INTERVAL THAT HAVE ACTIVITY AND COMPARES THAT NUMBER TO THE TOTAL NUMBER OF FRAMES IN THE AUTHENTICATION INTERVAL TO DETERMINE IF THE 50% ACTIVITY LEVEL LIMIT HAS BEEN EXCEEDED.

50% ACTIVITY DETECTED

199 198
CU IDENTIFIES RU FROM SIGNATURE AND BROADCASTS IDENTITY SO DETERMINED.

200
RU WITH IDENTITY BROADCAST BY CU RECOGNIZES ITS IDENTITY IN BROADCAST AND ENTERS FINE TUNING MODE.

202
CU INSTRUCTS RU ON HOW TO ADJUST ITS DELAY IN ORDER TO CENTER THE CORRELATION PEAK IN THE MIDDLE OF THE GAP/GUARDBAND.

GREATER THAN 50% ACTIVITY

204
CU BROADCASTS MESSAGE TO ALL RU'S INSTRUCTING ALL RU'S ATTEMPTING SYNCHRONIZATION TO EXECUTE THEIR COLLISION RESOLUTION PROTOCOLS.

206
EACH RU ATTEMPTING TO SYNCHRONIZE EXECUTES A RANDOM DECISION WHETHER TO CONTINUE ATTEMPTING TO SYNCHRONIZE OR TO STOP, WITH A 50% PROBABILITY OF EITHER OUTCOME.

208
RU'S THAT HAVE DECIDED TO CONTINUE RETRANSMIT THEIR SIGNATURE WITH THE SAME TIMING AS WAS USED ON THE LAST ITERATION

5B
FIG. 7B

TO FIG. 7C





FIG. 7C
5C



6
FIG. 8
DEAD RECKONING RE-SYNC

CU CONCLUDES IT
MUST ALTER ITS
DELAY VECTOR TO
ALLOW THE FARthest
RU'S TO SYNCHRONIZE
TO THE SAME FRAME
AS THE NEAREST RU'S
AND BROADCASTS A
MESSAGE TO ALL RU'S
INDICATING WHEN AND
BY HOW MUCH IT WILL
ALTER ITS DELAY
VECTOR

248

EACH RU RECEIVES
BROADCAST AND
ALTERS ITS DELAY
VECTOR BY AMOUNT
INSTRUCTED AT TIME
CU ALTERS ITS DELAY
VECTOR

250

EACH RU REINITIATES
SYNCHRONIZATION
PROCESS

7
FIG. 9
PRECURSOR EMBODIMENT

~~FIG. 18~~ DIGITAL MODEM BLOCK DIAGRAM




FIG. 19




FIG. 12






FIG. 13¹⁰



15
FIG. 17

TOP SECRET//COMINT



11
FIG. 18








FIG. 15



16
FIG. 20




PREFERRED TRELLIS ENCODER


FIG. 42

17

MAPPING FOR FALL-BACK MODE - LSB'S



21
FIG. 43



~~FIG. 21~~

CODE	INPHASE	QUADRATURE	
0000	111	111	= -1 -
0001	001	111	= 1 - j
0010	001	001	= 1 + j
0011	111	001	= -1 + j
0100	011	111	= 3 - j
0101	001	011	= 1 + 3 * j
0110	101	001	= -3 + j
0111	111	101	= -1 - 3 * j
1000	011	011	= +3 + 3 * j
1001	101	011	= -3 + 3 * j
1010	101	101	= -3 - 3 * j
1011	011	101	= 3 - 3 * j
1100	111	011	= -1 + 3 * j
1101	101	111	= -3 - j
1110	001	101	= 1 - 3 * j
1111	011	001	= 3 + j

403

¹⁹
~~FIG. 22~~

INFORMATION
VECTOR [B]
FOR EACH
SYMBOL

ORTHOGONAL
CODE MATRIX

$$483 \begin{bmatrix} 0110 \\ 1111 \\ 1101 \\ 0100 \\ \vdots \\ \vdots \end{bmatrix} \times \begin{bmatrix} c_{1,1} & c_{1,2} & \cdots & c_{1,144} \\ c_{2,1} & c_{2,2} & \cdots & c_{2,144} \\ \vdots & \vdots & & \vdots \end{bmatrix}$$

20A

~~FIG. 22A~~

REAL PART OF INFO VECTOR [b] FOR FIRST SYMBOL

405 $\begin{bmatrix} +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \cdot \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} = \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix}$ 409

$[b_{\text{REAL}}] \times [\text{CODE MATRIX}] = [R_{\text{REAL}}] = \text{"CHIPS OUT" ARRAY-REAL}$

20B

~~FIG. 22B~~

LSBs $y_1\ y_0$	PHASE	$1+jQ$
00	0	$3-j$
01	90	$1+j3$
10	180	$-3+j$
11	-90	$-1-j3$

MSBs $y_3\ y_2$	PHASE difference (2nd-1st symbol)	$1+jQ$ WHEN $LSB=00$	$1+jQ$ WHEN $LSB=01$	$1+jQ$ WHEN $LSB=10$	$1+jQ$ WHEN $LSB=11$
00	0	$3-j$	$1+j3$	$-3+j$	$-1-j3$
01	90	$1+j3$	$-3+j$	$-1-j3$	$3-j$
10	180	$-3+j$	$-1-j3$	$3-j$	$1+j3$
11	-90	$-1-j3$	$3-j$	$1+j3$	$-3+j$

LSB & MSB FALLBACK MODE MAPPINGS

FIG. 44

22






FIG. 24
23

FIG. 25
24



TIMESLOT
NUMBER
ENABLE

EMBODIMENT 1
CARRIER RECOVERY

FIG. 35

25




FIG. 36

26






FIG. 27


DIGITAL MODEM BLOCK DIAGRAM







2.9
FIG. ~~26~~

Page 94, Line 18
Remove and the












FIG. 27 38 RU / CU (LAT, HOP)
SEED, TSS, R1
499 → 506 → 533



RU TRANSMITTER FIG. 28A

P, DATA, RU/CU








FIG. 39 35



³⁶
FIG. 40



³⁷
FIG. 41

FINE TUNING
TO CENTER
BARRIER CODE




FIG. 27




FIG. 28B

39




FIG. 28C

40




FIG. 28D

41





FIG. 47







FIG. 48




RU RANGING
FIG. 29






CU RANGING & CONTENTION RESOLUTION
 RANGING AND CONTENTION RESOLUTION
 CLOSURE

FIG. 31⁴⁸



CONTENTION RESOLUTION - RU
USING BINARY STACK

FIG. 33 49
114



RANGING - RU SIDE
BINARY TREE
ALGORITHM

FIG. 32




FIG. 37

50





FIG. 52

51



STATE MACHINE

FIG. 53


52

FIGURE
EQUALIZATION
TRAINING ALGORITHM

TIME ALIGNMENT

TRANSMITTER GAIN CONTROL


POWER ALIGNMENT



TO FIG. 45B


FIG. 45A
53A

SMA



FROM FIG. 45B


DOWNSHIFT
EQUALIZATION




54c
FIG. 45C

53c

FIG. 48
54






SIMPLE Cu SPREAD SPECTRUM RECEIVER

FIG. 50

SIMPLE RU SPREAD SPECTRUM TRANSMITTER

FIG. 51
57
56






FIG. 54

SYNCHRONOUS TDMA SYSTEM

58
57

OFFSET (Chips)	1B ASIC		2A ASIC	
	RGSRH	RGSRL	RGSRH	RGSRL
0	0x0000	0x8000	0x0001	0x0000
1/2	0x0000	0xC000	0x0001	0x8000
1	0x0000	0x4000	0x0000	0x8000
-1	0x0001	0x0000	0x0002	0x0000

FIG. 58

Training Algorithm





FIG. 59


Initial 2-Step Training Algorithm



2 - STEP INITIAL EQUALIZATION TRAINING

FIG. 60

EQ Stability Check



Note: $Thrld_{coeff} = 7F00H$ $Thrld_{stable} = 10^{-3}$

FIG. 61

Periodic 2-Step Training Algorithm





FIG. 6 2

RACM Correction




Note: $Thrld_{amp} = TBD$

$Thrld_{phase} = TBD$

OPTIONAL AMPLITUDE CORRECTION

FIG. 63


EQ Convergence Check



Note: $Thrl_{converge} = 10^{-5}$

FIG. 64

Power Alignment Flow Chart



Note: $TH = 600H$
 $N = 12$

FIG. 65





FIG. 66



Total Turn Around (TTA) in frames = Offset

FIG. 67




FIG. 68

Figure 3.1: Frame start propagation along the channel.




FIG. 69

~~Figure 69~~ Control message (downstream) and function propagation in a 3 frames TTA channel




FIG. 70

Center of gap no. 1




Figure 6.4: Overall view of the CU sensing windows in a "boundless ranging" algorithm

FIG. 71

Chip\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1	...	0
2	1	0	0	1	1	1	1	...	
3	0	0	0	1	1	1			
4	0	0	0	1	0	0	0	...	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	...	

FIG. 72